Abstract. The maturation of low cost Silicon-on-Insulator (SOI) MOSFET technology in the microwave domain has brought about a need to develop speci®c characterization techniques. An original scheme is presented, which, by combining careful design of probing and calibration structures, rigorous in-situ calibration, and a new powerful direct extraction method, allows reliable identi®cation of the parameters of the non-quasi-static small-signal model and the high-frequency noise parameters for MOSFETs. The extracted model is shown to be valid up to 40 GHz.
Introduction
Silicon-based technologies for RF front-end circuits have recently been developed to produce highly integrated portable personal digital RF communication terminals. The key issue is that it must be possible to integrate these Si-based microwaves into VLSIs. For this purpose, the use of a conventional digital CMOS technology is very attractive [30, 39, 43] . Microwave integrated circuits need very high performance active devices (high f T Y f max , etc.) that perform well even in the multi-gigahertz range. These last years the interest of SOI MOSFETs in the microwave domain has been reported in the literature [4] ± [8] . Actually, SOI MOSFETs exhibit interesting features such as higher current drive [45] and lower parasitic source and drain capacitances [4] compared to bulk silicon MOSFETs, which allow SOI circuits to offer excellent high-frequency performances. MMIC technologies offering a complete range of active and passive devices have been developed combining CMOS processing with high-resistivity wafers (5000 and 10,000 O ? cm) [2, 7] . The maturation of low cost SOI MOSFET technology in the microwave domain has brought about a need to develop speci®c characterization techniques. Characterization at microwave frequencies relies on scattering (S-) parameters measurements. However, description of the measured frequency response in terms of an equivalent circuit is much more useful, both for analog design and performance analysis. In particular, choosing the equivalent circuit topology so as to re¯ect the underlying physics of the device, one may signi®cantly simplify the characterization and the modeling tasks. This approach is advocated by several authors [5, 13] and one of the most striking examples of it is the F 50 method from Dambrine et al. [14] , which allows to fully characterize the noise behavior of FETs, using only one noise measurement at the bias point of interest together with a``physical'' equivalent circuit. To bene®t from the advantages of physical modeling using on-wafer S-parameters measurements, one must be able to identify correctly the equivalent circuit elements of a device that is representative of what will be used in functional circuitry. This imposes constraints on the design of the probing structure, on the de-embedding and the parameter-extraction procedures. It is the purpose of this paper to present the original solutions that were developed for the characterization of SOI MOSFETs up to 40 GHZ.
Device Fabrication and Modeling
Thin-Film SOI MOSFETs are fabricated with a CMOS-compatible process on low-resistivity (20 O ? cm) SIMOX wafers. The initial 200 nm silicon ®lm is thinned down to about 100 nm by oxidation and oxide strip. After a semi-recessed LOCOS isolation step, a 30 nm gate oxide is grown and boron is implanted to adjust the n-and p-channel threshold voltages. A 340 nm thick polysilicon is then deposited, doped (implantation, As, 100 keV, 1610 16 cm 72 ) and patterned. Arsenic (80 keV, 4610 15 cm 72 ) and boron (20 keV, 5610 15 cm 72 ) are implanted to form the source/drain regions, followed by a RTA (950 C, 40 s) activation step. Then, a 150 nm thick Si0 2 -layer is deposited and etched by RIE to form spacers. After a short-time 2% HF dip, either a titanium or a nickel layer, or a titanium/cobalt stack layer is deposited using an-egun system with thicknesses of 30, 25 or 7 nm/13 nm, respectively. The conventional two-step SALICIDE process is used for titanium [3, 26, 27] and cobalt [31] silicidation (Ti: 675 C, 45 s and 900 C, 15 s; Ti/Co bilayer: 675 C 45 s and 900 C, 30 s. Nickel monosilicide [33, 34] is formed with a one-step annealing at 550 C for 40 s. Unreacted metals are selectively removed by a H 2 SO 4 H 2 O 2 2 X 1 mixture. A nitride/oxide layer is then deposited and contact holes are opened to access the devices. An aluminum metallization is used to complete the process. The gate sheet resistance of the wafers with TiSi 2 , CoSi 2 and NiSi are 6.2, 4.4 and 2.8 O/& respectively.
In order to obtain optimized high-frequency performances, a multi-®ngers comb-like gate structure is used for the microwave MOSFET design. Fig. 1 shows a common source MOSFET embedded in the microwave probing structure. The coplanar waveguide structure is designed to minimize the series inductance in the source, L se , and to meet the requirements of the de-embedding method described in Section 3. The method allows to set the boundaries of the de-embedded MOSFET at a very precise location along the feeding CPW, so that probe-pad parasitics are very well under control.
The model used for the common-source SOI MOSFET in saturation is shown in Fig. 2 . According to the physical meaning attributed to the elements, the circuit can be split into three parts: * Index``i'' denotes the intrinsic elements which model the useful transistor effect, and are thus dependent on the bias conditions and on the size of the active zone. In agreement with the theory from [48] and the experimental evidence from Eggermont et al. [17] , a non-quasi-static (NQS) formulation is adopted, in order to account for channel propagation delays, and thus extend the validity of the model at least up to the cut-off frequency of the MOSFETs. * Index``e'' denotes the extrinsic elements, which are independent of bias, but scale with the active zone. In particular, R se and R de can be expected to be constant versus bias in view of the drain and source fabrication technology used. R ge accounts for the resistance of the gate poly silicon and contacts. C gde and C gse account for the outer-fringing and overlap capacitances. C dse and G dse account for substrate coupling between the source and drain. * Index``a'' denotes the shunt admittances caused by the metal connections just outside of (adjacent to) the active zone. The frequency behavior of these admittances is essentially capacitive, as the effect of the feeding lines is cancelled by the deembedding method, and dominating contributions thus emanate from localized inter-metal capacitances. Adjacent parasitics are constant under normal biasing conditions, and not dependent on the width of the active zone. The source-drain coupling elements, C dse and G dse are classically connected inside of R se and R de . To keep the theoretical developments of Section 4.2 at a tractable level, the source-drain coupling capacitance C dse has been connected in parallel with the adjacent parasitics at the drain, while the associated loss-conductance is lumped together with the intrinsic output conductance G dsi . These modi®cations have a negligible in¯uence on the predicted frequency response, up to the limit of the measurement band.
In agreement with these considerations, the equations corresponding to the circuit of Fig. 2 are shed into the following form for subsequent developments:
where Y m is the admittance matrix measured at the reference planes.
De-embedding
To correct for the overwhelming in¯uence of cables and probes on the S-parameters measurements, a calibration of the network analyzer is performed using a commercially available impedance standards substrates (ISS). These calibration substrates are usually fabricated on an alumina substrate with a thick gold metallization. To measure the MOS devices, the probes must then be moved onto the silicon wafer. Due to the different substrate materials and probe-pad geometries, additional corrections must be applied to obtain the characteristics of the DuT in conditions corresponding closely to normal use inside a circuit.
The most commonly used approach for this second de-embedding step is the immitance correction methodÐalso known as dummy de-embedding.
This method was ®rst proposed by van Wijnen for bipolar devices [50] . It was later enhanced by Fraser [19] and by Cho [10] . The method uses three reference two-port structures to determine the parameters of an equivalent circuit model representing the pad parasitics. The method is, however, unable to determine the true characteristics of the three reference devices, so that ideal characteristics are assumed: There is no fringing capacitance for the open ends, the metal lines of the short and thru have neither inductance nor resistance. These assumptions limit the applicability of the method to small device geometries where the parasitics of the short, the open and the thru are negligible. These assumptions also result in a general overestimation of the corrections to apply which, in the case of transistors, may result in arti®cially high apparent values for several characteristics, such as the current-gain transit frequency and can lead to systematic offset between actual circuit performance and the design targets, as discovered by Kim [25] and Lee [28] .
To attain the high accuracy levels required for the direct extraction of NQS equivalent circuit parameters demonstrated in Section 4, an alternative de-embedding strategy has been introduced in this work: in-situ calibration.
In-Situ Calibration
This de-embedding method is based on scattering parameter calibration techniques belonging the TANfamily of algorithms described by Heuermann and Schiek [23] . These techniques are renown for their accuracy, well documented and enjoy a sound theoretical foundation [32] . The error-model used consists of a pair of two-port transfer matrices, that can model any waveguide transition where only a single waveguide-mode is propagating.
The underlying assumptions are thus: * that the on-wafer probes support only a single mode, which is the case if they are used within the bandwidth speci®ed by the manufacturer; * that the on-wafer coplanar waveguide (CPW) structures themselves operate with a single mode. In the case of the present work, the cutoff frequency of higher order CPW modes and surface waves were estimated to be higher than 60 GHz; * that no direct coupling exists between the on-wafer probes. In the case of probes based on microcoaxial waveguides, the direct coupling can be made negligibly small if the spacing between probes is kept suf®ciently wide, & 400 mm. Within the TAN-family, the thru-re¯ect-line (TRL) and the thru-re¯ect-match (TRM) algorithms are widely used for the calibration of on-wafer probes using commercial ISS. For the present de-embedding purposes, TRL was found to give the best results, because it has the least stringent requirements for the characteristics of the calibration structures. Fig. 3 shows the layout of the calibration structures implemented on the wafers in the immediate vicinity of the DuTs, hence the name in situ.
Aside from the comprehensive model for the transitions at both ports, the in-situ TRL calibration also yields the propagation constant of the CPW-line as a by-product. This allows to locate the reference planes at precise positions along the CPWs feeding the test devices, so that the input and output adjacent parasitics can be minimized, while avoiding the pitfall of overestimated corrections. Being able to move the reference planes along the feeding lines gives also some¯exibility in the design of the RF probing structures, so that one single calibration set can be used for all devices, transistors, resistors, inductors, capacitors.
The practical implementation of the in-situ calibration for the de-embedding of devices is organized as follows: 1. Make a reference calibration on a commercial ISS. 2. Load the silicon wafer and measure the calibration structures shown in Fig. 3 . 3. Apply the TRL algorithm to get the transier matrices for each port. 4. Measure the DuT and apply the correction [22] .
The result of this procedure are the de-embedded S-parameters of the DuT referenced to the characteristic impedance of the CPW Line standard, Z c , [32] . However Z c is a priori unknown, as it is a very complex function of substrate resistivity, metallization and insulation layers thicknesses and actual layout of the CPW line. In order to use the deembedded S-parameters it is necessary to know Z c accurately to be able to apply transforms yielding admittance or impedance parameters or S-parameters referenced to the classical 50 O value [32] .
Reference Impedance Determination
Two schemes have been tested for the determination of the characteristic impedance Z c . The load measurement method developed by the authors [20] , relies on the comparison between S-parameters and DC-resistance measurement of a resistor. The calibration comparison method [53] , extracts Z c from the error-boxes relating the in-situ calibration to the preceding ISS calibration. This latter method requires a precise knowledge of the reference impedance of the ISS calibration. Both methods were found to agree well and ®nally the load measurement method was preferred as it is more likely to ensure a coherent DC and RF measurements.
The in-situ calibration procedure together with the characteristic impedance determination have been used successfully for more than 4 years on several projects aiming at the development of microwave SOI technologies. Fig. 4 shows a typical evolution of Z c across the 40 GHz band on a low-resistivity substrate.
Extraction of the NQS Equivalent Circuit Parameters

Adjacent and Extrinsic Capacitances
Extraction of shunt adjacent and extrinsic parameters is best performed in deep depletion when all intrinsic parameters tend to vanish. To distinguish between the adjacent and extrinsic contributions to parasitic capacitance, the speci®c scaling dependencies are exploited. As explained in Section 2, the adjacent capacitances C ga and C da are independent of the active zone width W (the total device width divided by the number of gate ®ngers), while extrinsic capacitances C gse , C gde , C dse are proportional to W. For the series extrinsic elements the picture is somewhat more involved: R ge is linear in W but has some ®xed part due to metal contacts; R de and R se are inversely proportional to W, while inductances can be expected to have both a ®xed part and one that is proportional to W. Starting from equation (1a), one may write the following expression for the admittance matrix associated with the active zone:
In deep depletion, the MOSFET behaves as a passive device, so that matrices A and B are symmetric, being themselves products of symmetric matrices. Exploiting this property, equation (2) can transformed using simple matricial algebra into:
This equation shows that in all generality, the elements of Y m are rational functions of W, with numerator and denominator polynomials of order higher than 6. From equation (2) one can see that matrix A can be expanded as the sum of the identity matrix and a matrix of o 2 LC products, while matrix B consists purely of oRC products. Neglecting the o 2 LC and oRC products with respect to 1, yields the following simple equation:
This equation is accurate within the 5% at 20 GHz. It shows that the imaginary part of the as-measured admittance matrix is linear in W and that the regression coef®cients can be linked to the extrinsic and adjacent capacitances. Equation (4) shows also that for the real part of Y m the picture is more involved, up to the point that extraction of conductances using regression methods is hardly feasible. This allows to stress again the importance of proper de-embedding. 
NQS Intrinsic Device Model
In a previous paper [38] the authors demonstrated a direct extraction scheme applicable to the quasi-static equivalent-circuit model R gsi :0Y t:0. This extraction scheme is based on the formulation of the Z spijelements ®rst published by Lee [29] :
and F H ij are real and frequency independent coef®cients involving only the intrinsinc and shunt extrinsic equivalent circuit parameters. The common frequency dependency of the equations generated from (5) and (6) ensures that the parametric curves built in a two-dimensional plane according to equations (7) or (8) 
where fiY jg=fkY lg 8
It is shown in Raskin et al. [38] , that both the series resistances and inductances can be obtained from the intercepts and slopes of the parametric impedance curves plotted from measurement data at a single biaspoint in saturation. Once these elements are known, all intrinsic parameters can be computed from the simple procedure described by Berroth [5] . Interestingly, this QS extraction procedure works well, independently of the experimental evidence of the in¯uence of NQS effects [17] . The parametric plots are well ®tted by straight lines, and the Sparameter curves predicted from the extracted model agree quite well with the measurements over a broad frequency range.
However, when looking at the bias dependency of the extracted QS parameters, results appear to be less satisfactory because the extrinsic resistances R ge Y R de and R se show a variation which is not expected from technological and physical considerations, see Fig. 6 and Table 1 . Further, some intrinsic parameters obtained according to Berroth and Boschi [5] show a residual frequency dependence indicating that the QS model topology is not fully adequate. In Raskin et al. [37] , the authors showed that introducing NQS circuit parameters in the model allowed the remedy to the above problems. However, at that time they were not able to propose a direct extraction scheme for the complete NQS model, and an optimizer-based method was used.
With the minimal adaptations of the equivalent circuit topology described in Section 2, it is however possible to explain the paradox of getting straight parametric curves in the presence of NQS effects and to develop a direct extraction method for all circuit parameters. It is shown in Appendix A that equations in (1a) can be cast in the following form:
where
These new equations have basically the same structure as equations (5) and (6) . As a result, the shape the parametric impedance curves is still a straight line, but with modi®ed intercept and slope. The originality of (9) and (10) relies on the fact that the in¯uence of the NQS circuit parameters t and R gsi is now explicitly accounted for by the DR sij and DL sij terms. To identify the series extrinsic equivalent circuit parameters correctly, one must somehow estimate the contribution of these NQS error terms.
In order to obtain initial estimates of the error terms, the matrix
p is reconstructed on the basis of parameter values extracted using the QS approach (single primes). Using computer simulations, the authors were indeed able to show that reasonably accurate estimates of the QS intrinsic
dsi as well as of the channel delay t H could be obtained in this manner [37] . The QS extraction scheme fails however to yield an adequate value for R gsi , which is preferably estimated using the relationship predicted theoretically by Tsividis [48] :
Once Z p has been reconstructed at all frequency points, the error terms DR sij and DL sij are obtained by considering the intercepts and slopes of the parametric curves de®ned from the elements of Z p , in a similar fashion as for Z sp , in (7) and (8) . Fig. 7 illustrates the quality of the linear regressions performed on data in the 500 MHz to 400 GHz band to extract the error term related to R se .
Using the error terms, corrections can be applied to the QS series extrinsic elements:
Using the corrected values of the extrinsic series resistances and inductances (double quotes), the matrix Z s is reconstructed and substracted from the measured matrix Z sp , to allow the extraction of the new estimates of the intrinsic elements according to the method of Berroth [5] . This method allows to determine individual values for the circuit parameters at every frequency point, so that the validity of the model can be assessed by checking whether the extracted parameters are constant across the measurement band. G HH mi proved to be very sensitive to variations of the initial value of R H gsi . As shown in Fig. 8 Accurate Characterization of Silicon-On-Insulator MOSFETs
Results
The extraction procedure described above has been successfully applied to both enhancement-mode n-channel and accumulation-mode p channel SOI MOSFETs of various sizes. Fig. 9 shows the good agreement which is typically obtained between the measured S-parameters and the modeled response up to 40 GHz. The ability of the extraction procedure to identify correctly R gsi and t has been tested by performing extractions on a single device at different bias points. The results are summarized in Table 1 . Despite important variations of R gsi vs. bias, the series extrinsic resistances remain constant, as anticipated from technological considerations. Taking into account the NQS effects allows to extract series resitance values which are very well correlated with technological data. During the development of our SALICIDE processes [9] , the new extraction procedure was used to monitor the impact of the various resistance lowering schemes. Table 2 illustrates the good correlation between the DC-measured resistivity of the various silicide materials and the series resistances extracted on the device themselves.
Noise Characterization
The recently published articles in the literature [2, 7, 11, 16, 21] and the extraction results presented in the previous section clearly show the potentialities of fully depleted SOI MOSFETs to provide high-quality microwave circuits needed in the new generation of portable personal digital RF communications terminals. The communication receiver sensitivity is mostly linked to the quality of the input low noise ampli®er (LNA). The design of a LNA consists of many trade-offs between low noise ®gure, high gain, low input VSWR, high linearity and low power consumption assuming, of course, stability. Many recent works about the fabrication and optimization of LNAs in Si-based technologies (MOSFET or BJT) have been carried out. More particularly, concerning the CMOS noise performances, experimental and simulation results for the¯icker noise (called also 1/f noise) are presented in the literature [42, 44, 51] , but an accurate analysis of high frequency noise usually is omitted. Indeed, only the minimum noise ®gure F min is generally used for characterizing the high frequency noise performances of CMOS [2, 16] . However, a recent work of Shaeffer [43] has demonstrated that high frequency noise properties (including drain and gate noise sources and their cross-correlation) of CMOS have to be taken into account to perform good LNA design. To achieve this aim, the extracted NQS small-signal model, as described in Section 4, and 
the F 50 method presented in [14] are applied together to characterize the high frequency noise of SOI MOSFETs.
Rothe et al. [40] have demonstrated that noise ®gure F of a noisy device is expressed completely by the four real terms: F min Y R n Y jG opt j and ArgG opt . For any generator re¯ection coef®cient G g the noise ®gure of the noisy device is given by:
F min (minimum noise ®gure) represents the noise ®gure of the transistor when the input re¯ection coef®cient G g is tuned to the optimum input re¯ection coef®cient G opt . The noise resistance R n measures the sensitivity of the noise ®gure to the mismatch G g =G opt at the input. In other words, R n measures the sensitivity of the noise ®gure to changes in the source impedance and thus is an important parameter for optimizing microwave noise performances of MOSFETs. Different processes were run to study the in¯uence of the effective channel length, the gate width and the gate sheet resistivity on the noise properties of MOSFETs developed in SOI technology.
High Frequency Noise Model of Field Effect Transistor
Since the beginning of the sixties, a large number of theorical and experimental studies about the high frequency noise mechanism of FETs have been published. In 1963, Van der Ziel calculated the gate and drain noise sources of the intrinsic FET (Fig. 10) , respectively, i 2 d , i 2 g , and their correlation i g i Ã d [49] . He showed the importance of the gate noise source even in moderate frequencies and demonstrated these two important features of his model:
1. The power spectral density of the drain current noise source i 2 d is frequency-independent. In fact, at high frequency, the FETs noise is a diffusion noise linked to the conducting channel and, therefore, the power spectrum of such a noise is`w hite'' in the commonly used operating frequency band. 2. The real part of the correlation between the gate and drain current noise sources, i g i Ã d is small compared to the imaginary part. Thus, the complex correlation coef®cient C can be considered mainly imaginary (14) . From the noisy equivalent circuit represented in Fig. 10 , the gate and drain current noise sources can be expressed by:
where T is the ambient temperature and a, b are dimensionless coef®cients. From this noise model, Van der Ziel de®nes the minimum noise ®gure by:
where f is the operating frequency and f c is the intrinsic cut-off frequency equal to G mi a2pC gsi . Some authors [18, 41, 47] , neglect the gate noise current source i 2 g , i.e. b 0. Introducing this assumption in equation (15), we obtain an intrinsic minimum noise factor equal to 1. It means that the intrinsic minimum noise factor of any FETs is independent of the bias conditions, of the operation frequency, and even of the material properties composing the active layer of the transistor. This simple consideration clearly shows the physical nonsense of this assumption and therefore the importance of the accurate extraction of the high frequency noise parameters. Pucel [36] and Cappy [6] improved the FETs noise model proposed by Van der Ziel in taking into account the extrinsic noise sources. The resulting high frequency noise model for FETs, called PRC, is now available in the most of the microwave simulators. Following these pioneering works, 
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Pospieszalski [35] proposed the high frequency noise model presented in Fig. 11 . The aim of this model is the dissociation of the noise sources at the gate and at the drain. The correlation between the noisy voltagesource at the input, e H 2 g , and the noisy current-source at the output, i 
Introducing the extrinsic noise sources (due to mainly the extrinsic resistances needed to assess until the intrinsic active part of the FET), by the same way, two uncorrelated noise sources called``T in À T out '' are de®ned. Because all of the high frequency parameters (F min Y R n and G opt ) can be de®ned from these two equivelent noise temperatures, this model is very suitable for the design of LNAs.
Characterization Procedure
All of the small-signal and noise parameters were measured by using a HP8510 network analyzer, a HP8971 noise measurement set-up and tungsten contact Cascade microwave probes. The parameters were measured up to 40 GHz and the noise ®gure parameters for a frequency band from 2 to 12 Hz. To increase the sensitivity of the noise measurement setup, high quality isolators have been used to minimize the parasitic noise source coming from the receiver.
The noise equivalent circuit of the SOI MOSFET is presented in Fig. 12 . The noise sources e 2 in and i 2 out are based on the Pospieszalski noise model and applied to the extrinsic device. The small-signal equivalent circuit elements are extracted from the S-parameters measurements as described in Section 4 of the paper. The four noise parameters F min Y R n Y jG opt j and ArgG opt are deduced by using the characterization method called``F 50 '' and described by Dambrine [14] . This method allows to extract all of the high frequency noise parameters from the noise ®gure of the transistor, measured with a single 50 O generator impedance, vs. frequency and the use of the two-uncorrelated noise temperatures as de®ned below in equations (18)± (20) . Indeed, it can be shown that the parametric curve de®ned in a two dimensional plane by the FETs noise ®gure measured for a 50 O generator impedance and the frequency squared is a straight line. It can be demonstrated that jG opt j and R n are, respectively, related to the slope and the intercept at the origin of this measured linear function [14] . Two more equations are obtained by using the two uncorrelated noise sources e 2 in and i 2 out and thus, the four FETs noise parameters are extracted. The two equivalent noise temperatures T in and T out are given by: the output Norton equivalent conductance. It is interesting to note that the experimental and theorical results presented, respectively, in Dambrine [12] and Danneville et al. [15] show that the value of T in is close to the ambient temperature and almost independent of the bias drain current while T out is strongly dependent on the drain current and its value can be as high as 1000±2000 K due to the hot electron effect. These references show also that the assumption of two uncorrelated noise sources remains valid under highly biased conditions. Using this noise measurement technique, the precision of the four extracted noise parameters depends on the noise measurement set-up sensitivity including a 50 O generator impedance (about + 0.1 dB in the 2± 12 GHz frequency range), the validity of the noise model and the accuracy of the extracted small-signal elements (described in Section 4). Accurate Characterization of Silicon-On-Insulator MOSFETs
Results
Fig . 13(a) shows the variation of the minimum noise ®gure F min and the available associated gain G ass as a function of the DC drain current I ds at 2 GHz. G ass is the available gain of the transistor when it is matched for minimum noise ®gure F min . A minimum noise ®gure of about 0.7 dB and an associated available gain of 15 dB are obtained at 2 GHz for a drain current density close to 60 mA/mm V ds 2 V. For a 0.75 mm gate length MOSFET using a completely conventional and CMOS-compatible fabrication process, this minimum noise ®gure is one of the best reported in the literature. Fig. 13 (b) presents the variation of the equivalent noise resistance R n and the intrinsic gate transconductance G mi as a function of the drain current. A minimum value of R n (122 O) is obtained for a drain current density close to 60 mA/mm. At lower current density, the high value of R n is due to the low value of the intrinsic gate transconductance according to the following approximate equation:
where R ge Y R se Y R gsi Y G mi and G dsi are, respectively, the extrinsic gate and source resistances, the intrinsic resistance, gate transconductance and output conductance (as de®ned in Section 4), T g and T d are the gate and drain equivalent noise temperatures de®ned previously and T 0 290 K. It will be shown hereafter that the reduction of this equivalent resistance will be one of the major preoccupation faced when trying to perform low noise matching conditions. As compared with III-V MESFET or HEMT, this equivalent resistance is three to ten times higher. Fig. 13(c) shows the variation of the magnitude and the argument of the optimal re¯ection coef®cient G opt vs. the drain current. The magnitude of G opt is close to the unity and almost independent of the bias conditions. The value of this noise parameter is also a strong hindrance to obtain the minimum noise condition for LNAs design. SOI MOSFETs from the same process. Each transistor is biased under low noise conditions, the drain current density is 55 nA/mm and the drain voltage is 2 V. As shown in Fig. 14 , the minimum noise ®gure decreases with the gate length. As it is well known [6, 35] , this variation is strongly linked to the increase of the intrinsic cutoff frequency f c when the gate length decreases, according to the following approximate relations:
However, the decrease rate of F min , diminishes for L eff smaller than 0.7 mm because the increase of R ge with the reduction of L eff becomes dominant in (22) . Fig. 14(b) shows the evolution of equivalent noise resistance R n and intrinsic transconductance G mi as a function of effective gate length. The variation of R n agrees well with expression (21) and is due to the increase of G mi when the effective gate length decreases. On the other hand, Fig. 14(c) shows that Fig. 15 show the evolutions of noise parameters at the operating frequency of 2 GHz vs. the total gate width for various SOI nMOS-FETs. The bias conditions are a drain voltage of 2 V and a drain current density of 25 mA/mm. Fig. 15(a) presents the variation of the minimum noise ®gure and the available associated gain as a function of gate width. From a theoretical point of view, if we consider the intrinsic equivalent circuit only, it can be proved that F min is independent of gate width W [6, 15] . The increase of F min in the case of the largest width device is due partly to the access resistance and, more particularly, to the gate resistance R ge (22) . As shown in Fig. 15(b) , the intrinsic transconductance G mi increases with the gate width (in fact, G mi ! WaL) while the equivalent noise resistance R n decreases. This evolution agrees quite well with expression (21) . Fig. 15(c) shows the slight reduction of jG opt j while its argument increases with the total gate width of the transistor W. The intrinsic optimal admittance Y opt proposed by Pospieszalski [35] allows us to explain the evolutions of G opt vs. the transistor width:
The intrinsic gate transconductance G mi and the ouput conductance G dsi are proportional to the gate width W while the intrinsic resistance R gsi is proportional to 1/W. As a consequence, Y opt is proportional to the gate width, which explains the slight decrease in the magnitude of G opt when the transistor gate width increases. This feature is interesting to improve the matching conditions at the transistor input. Also, it is interesting to note that Y opt (23) and F min (22) are both of them proportional to the ratio f af c . Therefore, a decrease of jG opt j is obtained by reducing f c whereas the improvement of F min needs high values of f c . This trade-off has to be considered for optimizing the LNAs performances.
Noise Parameters for Various SALICIDE
Processes. Various SALICIDE processes described in Section 2 are tested to reduce the sheet gate, drain and source resistances and thus improve the high frequency performances of SOI MOSFETs. In opposition to the dedicated MOS process, called`M ICROX'' [2] , which uses non-standard CMOS features, such as a metal (gold) gate and air-bridge metallization, the salicide process is a fabrication step compatible with a standard fully-depleted SOI CMOS process [8] . The gate sheet resistance before the SALICIDE process is of about 30 O/&. This value corresponds to the resistivity of the heavily doped npolysilicon. After the salicide process with TiSi 2 , CoSi 2 and NiSi, the sheet gate resistance are 6.2, 4.4 and 2.8 O/&, respectively [9] . Fig. 16 presents F min and R n of SOI n-MOSFETs with a total gate width W of 240 mm and channel length of 0.75 mm vs. the gate resistivity in O/&. The values of F min and R n are measured at 2 GHz and for ®xed drain current density of 50 mA/mm. The experimental results obtained for F min and R n are in accordance with the relations (22) and (21), respectively. F min and R n decrease with a reduction of the extrinsic series resistances R ge and R se . The best noise performances are obtained with the nickel silicidation because which presents the smallest sheet gate resistance (2.8 O/&). Second, this study underlines two important useful points for the design of microwave low noise circuits: 1. MOSFETs processed on SOI technology can be used as very low noise device for the realization of multi-gigahertz radio communication receivers. Indeed, a minimum noise ®gure of 0.7 dB at 2 GHz, with an associated available gain of 15 dB, has been obtained in the case of a 0.75 mm gate length standard MOSFET process. This noise performance is very promising for lower gate length processes for applications in upper frequency ranges. 2. The main limitation of MOSFETs for the realization of ultra low noise circuits comes from the dif®culty of obtaining the noise-matching condition. The equivalent noise resistance R n of MOSFET may be three to ten times higher than comparable III-V devices due to the relatively low value of the intrinsic transconductance in the case of silicon MOS devices. Then, when jG opt j is close to unity, the noise-matching condition is dif®cult to meet and the high value of R n means that the noise ®gure of LNA degrades rapidly as the admittance of the generator departs from jG opt j. This sensitivity of the LNA noise ®gure to the input loads is shown in Fig. 17 which represents the constant noise ®gure circles of a SOI MOSFET with a channel length of 0.65 mm and a gate width of 240 mm. Although the minimum noise ®gure of this device is less than 1 dB at 2 GHz the noise ®gure of an hypothetical LNA, using such a device with an integrated spiral inductor [25] (for instance 10 nH), would be at least 3 dB at 2 GHz. One of the bestpublished results is 2.8 dB [1] at 2.4 GHz for a 0.5 mm Silicon-On-Sapphire CMOS process LNA. This dif®culty to implement optimal balding conditions for a minimum noise ®gure using CMOS devices gives a slight advantage to bipolar based LNA designs [24, 46, 52] . The present work shows some solutions for improving this matching dif®culty. For instance, using the experimental results obtained for W equal to 60, 120, and 240 mm, it is straightforward to calculate the noise characteristics of hypothetical 0.75 mm SOI MOSFETs composed of 20 ®ngers having a length of 24 mm each W 480 mm. The calculated noise parameters are given in Table 3 . Table 3 shows that R n is twice lower for the large device and jG opt j is slightly lower while F min keeps almost the same value. Similarly, Fig. 18 shows the calculated constant noise ®gure circles (F 2 dB) for gate width devices from 120 to 960 mm. It appears clearly that the trade off between the noise ®gure and, for instance, the input re¯ection coef®cient of a LNA is easier to obtain in the case of a larger gate-width device than a lower gate-width one. Moreover, the inductance values needed to design the input and output matching networks are lower, therefore less noisy, in the case of a larger device.
Conclusion
An accurate characterization procedure for MOSFETs has been demonstrated. After correction of the residual shunt admittances, all the small-signal circuit elements values are determined from Sparameters measurements at a single bias point in saturation. By splitting the extraction into simple linear regression problems, the new scheme manages to achieve high ef®ciency and accuracy at the cost of very little sophistication. This new characterization scheme, has proven to be an ef®cient tool for analog modeling and for the optimization of device performances (including the high frequency noise parameters). The importance of the NQS elements extraction for obtaining an accurate and physical MOSFET model has been demonstrated. Using a characterization procedure based on the extracted NQS small-signal FET model and its noise temperatures measured under 50 O, the four high frequency noise parameters have been determined for different topologies of SOI MOSFETs. It has been shown that the main limitation of MOSFETs for the realization of ultra low noise circuits comes from the dif®culty to satisfy the no matching condition.
Performing a simple polynomial division, equations (24) and (25) are transformed into (26) and (27) . In the latter equations, all terms are in a one-to-one correspondance with those from equations (9) and (10) . These equations shown that the parametric curves must be straight lines and that the NQS effects are affecting the extracted of series resistances and inductances:
Equations below are the analytical expressions of all the polynomial coef®cients involved in equations (24) and (25) . All these coef®cients are frequency independent. In the equations below G ds
Q 120 0 39
40
Q 220 0 41 
